



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/722,663	11/28/2000	Farhad Fouladi	723-963	5292	
27562 7	27562 7590 09/07/2005			EXAMINER	
NIXON & VANDERHYE, P.C. 901 NORTH GLEBE ROAD, 11TH FLOOR			WANG, JIN CHENG		
ARLINGTON		2001	ART UNIT	PAPER NUMBER	
•			2672		

DATE MAILED: 09/07/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/722,663	FOULADI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Jin-Cheng Wang	2672			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
1)⊠ Responsive to communication(s) filed on <u>05 August 2005</u> .					
2a)⊠ This action is FINAL . 2b)□ This	☐ This action is FINAL . 2b)☐ This action is non-final.				
3) Since this application is in condition for allowar	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) Claim(s) 1,3-8 and 10-24 is/are pending in the	application.				
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1,3-8 and 10-24</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	r election requirement.				
Application Papers					
9)☐ The specification is objected to by the Examine	r.				
10) The drawing(s) filed on is/are: a) □ acce	epted or b) objected to by the E	Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:					
1.☐ Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No.					
3. Copies of the certified copies of the priority documents have been received in this National Stage					
application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal P 6) Other:	atent Application (PTO-152)			
Paper No(s)/Mail Date 6) Uther:					

DETAILED ACTION

Response to Amendment

Applicant's submission filed on 08/05/2005 has been entered. Claims 2 and 9 have been canceled. Claim 24 has been newly added. Claims 1, 3-8, 10-24 are pending in the application.

Response to Arguments

1. Applicant's arguments with respect to claims 1, 3-8, 10-23 have been considered but are moot in view of the new ground(s) of rejection based on unpatentable over Chen U.S. Pat. No. 6,532,018 (hereinafter Chen) in view of Migdal et al. U.S. Patent No. 6,426,753 (hereinafter Migdal). For example, Chen discloses M chip memory organization (the copy pipeline) which permits very fast copying of data from the embedded frame buffer memory to texture memory wherein the data is repacked into a selected texture format before and during copying out to the texture memory (e.g., column 2, lines 28-49; column 3, lines 4-42; column 4, lines 48-67; column 5, lines 1-12). It is not clear whether the texture memory in Chen is resident to the same M chip as the frame buffer memory or a different M chip from the frame buffer memory. However, Migdal discloses data from one M chip is accessible to another M chip over an internal network (Migdal col. 6), i.e., the texture data in the frame buffer memory of one M chip can be requested and routed to the frame buffer memory or the texture memory buffer of another M chip (Migdal col. 6). Thus, Migdal teaches copying out the texture data in the frame buffer memory to the external frame buffer memory or the external texture memory of a separate M chip. It would have been obvious to one of the ordinary skill in the art to have incorporated into Migdal's teachings that data from one M chip can be requested and routed to another M chip

Art Unit: 2672

Page 3

(main memory resident on another M chip separate from the frame buffer memory wherein the data originates) because Chen teaches a plurality of M chips within his graphics system (Chen Figs. 1-3) and the embedded frame buffer and texture buffer with each of the M chips and Chen suggests the logic processing operations within the logic core and copying operations of data from frame buffer memory to texture memory (Chen column 2-4) and therefore Chen suggests the copying out operations from the frame buffer memory of one M chip to the memory units of another M chip (Chen column 2-4) and Chen also discloses copying out the reformatted texture data to the display chip 18 via the rasterizer chip 16 (Chen column 2-4). One of the ordinary skill in the art would have been motivated to incorporate Migdal's teaching because the texture data in the frame buffer memory of one M chip can be requested and routed to the frame buffer memory or the texture memory buffer of another M chip (Migdal col. 6).

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 12, 15-16, 18, 21 and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Chen U.S. Pat. No. 6,532,018 (hereinafter Chen).
- 4. Claim 12:

Chen teaches a method of transferring data from a graphics chip to a main memory, including:

Storing image data in an embedded frame buffer of the graphics chip (e.g., Figures 1-3; column 2, column 3, lines 4-19); and

Initiating a copy out operation for transferring data from the embedded frame buffer to the main memory of the graphics system (e.g., the display chip 18 or the texture buffer of a M chip; see Figures 1-3; column 2-3, column 4, lines 48-67; column 5, lines 1-12);

Converting the data from one format to another format during the copy out operation between the embedded frame buffer and main memory of the graphics system (e.g., Figures 1-3; figure 4a and 4b; column 2, lines 28-49; column 4, lines 48-67; column 5, lines 1-12); and

Writing the converted data to the main memory of the graphics system (e.g., Figures 1-3; figure 4a and 4b; column 2, lines 28-49; column 4, lines 48-67; column 5, lines 1-12).

Claim 15:

The claim 15 encompasses the same scope of invention as that of claim 12 except additional claimed limitation that the converting step includes converting the data to a texture format, and the writing step includes writing the texture format data to a texture buffer. However, Chen further discloses the claimed limitation that the converting step includes converting the data to a texture format, and the writing step includes writing the texture format data to a texture buffer (e.g., Chen is considered to inherently teaches copying out data from the embedded frame buffer resident on one chip to the texture buffer resident on another chip; see Chen Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12).

Claim 16:

The claim 16 encompasses the same scope of invention as that of claim 12 except additional claimed limitation that the converting step includes converting the data to a display format, and the writing step includes writing the texture format data to a display buffer. However, Chen further discloses the claimed limitation that the converting step includes converting the data to a display format, and the writing step includes writing the texture format data to a display buffer (e.g., Chen teaches copying out data from the embedded frame buffer resident on the M chip to the display chip 18; see Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12).

Claim 18:

The claim 18 encompasses the same scope of invention as that of claim 12 except additional claimed limitation that the writing step includes selectively writing the data to either a display buffer or a texture buffer in a main memory of the graphics system. However, Chen further discloses the claimed limitation that the writing step includes selectively writing the data to either a display buffer or a texture buffer in a main memory of the graphics system (e.g., Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12).

Claim 21:

The claim 21 encompasses the same scope of invention as that of claim 12 except additional claimed limitation of performing an anti-aliasing operation on the data prior to writing the data to the main memory of the graphics system. However, Chen further discloses the claimed limitation of performing an anti-aliasing operation on the data prior to writing the data to the main memory of the graphics system (e.g., column 5, lines 25-35).

Claim 23:

The claim 23 encompasses the same scope of invention as that of claim 12 except additional claimed limitation of performing RGB color format to another RGB color format. However, Chen further discloses the claimed limitation of performing RGB color format to another RGB color format (e.g., column 6, lines 1-25).

The claim 24 is rejected under 102(e) as being anticipated by Yasumoto, U.S. Patent No. 6,747,642 (hereinafter Yasumoto).

Claim 24:

Yasumoto discloses a graphics system, comprising:

Selecting a sub-region of pixels in the embedded frame buffer as a source for a pixel data transfer operation, then selectively performing one or more of the following operations on pixel data selected for transfer from said embedded frame buffer to said external frame buffer (The cited reference discloses selecting and processing the pixels around the object edges or the pixels associated with the cartoon character; column 8, lines 53-67 and column 9-10);

Antialiasing and/or delicker filtering using pixel data sample from one or more rows of pixel data stored in said embedded frame buffer (the cited reference discloses a pixel filtering routine within the pixel filter 50 performing a pixel post-processing for pixels for pixels shown in Fig. 2A having at least one or more rows of pixel data stored in said embedded frame buffer 1126a shown in Fig. 1D; see column 8-10; wherein antialiasing includes modifying the color and transparency values and dithering the depth data of the pixels);

Application/Control Number: 09/722,663 Page 7

Art Unit: 2672

Gamma correction of pixel data stored in said embedded frame buffer (the blending coefficients of pixels undergo alpha correction to compensate for the gamma or the gray-scale values in the pixel rendering/filtering processes. The alpha correction includes selecting a set of correction coefficients and computing corrected alpha values and the corrected alpha values are used to blend the foreground and background colors of the display pixels; column 9-10);

Converting pixel data stored in said embedded frame buffer in RGB format to YUV format (converting the RGB pixel data to YUV pixel data may also be applied in the pixel filter; see column 10, lines 33-40);

Scaling the vertical display size of pixel data stored in said embedded frame buffer (Scaling includes the perspective translation of the pixels which affects the vertical size of the display pixels and the distance relative to the viewpoint for each pixel or sub-pixel stored in the frame buffer is changed. As the object relative distance is changed, the vertical display size of the pixel data for the associated object is accordingly changed; see column 10);

Selecting a destination in the external frame buffer for the pixel data transfer operation (e.g., column 6, lines 1-11).

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2672

6. Claims 1, 3-8 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen U.S. Pat. No. 6,532,018 (hereinafter Chen) in view of Migdal et al. U.S. Patent No. 6,426,753 (hereinafter Migdal).

Page 8

7. Claim 1:

(a) Chen teaches a graphics system, including:

A main processor (See Figure 1 and column 5, lines 34-45);

A graphics coprocessor having an embedded frame buffer (The DRAM graphics coprocessor having a logic core and memory units; see also column 3, lines 4-19);

A main memory on a separate chip from said graphics coprocessor (e.g., memory units on a different and separate chip or M-chip because of the presence of a plurality of M chips; Figs. 1-3; col. 2-3);

A copy pipeline on said graphics coprocessor which transfers data from the embedded frame buffer (the embedded frame buffer of Figure 3 within the graphics coprocessor) to said main memory (e.g., the main memory can be the texture memory within the memory units of a Mchip or the main memory can be the <u>display memory chip 18 of Figure 1</u> or the registers/buffers resident on the rasterizer chip. See Figures 1-3; column 2; column 4, lines 48-67; column 5. lines 1-12);

(b) It is not clear whether Chen discloses the claim limitation of "the copy pipeline converts that data from one format to another format after reading the data from the embedded frame buffer and during transfer of data from the embedded frame buffer to the main memory."

- (c) Chen discloses M chip memory organization (the copy pipeline) which permits very fast copying of data from the embedded frame buffer memory to texture memory wherein the data is repacked into a selected texture format before and during copying out to the texture memory (e.g., column 2, lines 28-49; column 3, lines 4-42; column 4, lines 48-67; column 5, lines 1-12). It is not clear whether the texture memory in Chen is resident to the same M chip as the frame buffer memory or a different M chip from the frame buffer memory. However, Migdal discloses data from one M chip is accessible to another M chip over an internal network (Migdal col. 6), i.e., the texture data in the frame buffer memory of one M chip can be requested and routed to the texture memory buffer of another M chip (Migdal col. 6).
- (d) It would have been obvious to one of the ordinary skill in the art to have incorporated into Migdal's teachings that data from one M chip can be requested and routed to another M chip (main memory resident on another M chip) because Chen teaches a plurality of M chips within his graphics system (Chen Figs. 1-3) and the embedded frame buffer and texture buffer with each of the M chips and Chen suggests the logic processing operations within the logic core and copying operations of data from frame buffer memory to texture memory (Chen column 2-4) and therefore Chen suggests the copying out operations from the frame buffer memory of one M chip to the memory units of another M chip (Chen column 2-4) and Chen also discloses copying out the reformatted texture data to the display chip 18 via the rasterizer chip 16 (Chen column 2-4).
- (e) One of the ordinary skill in the art would have been motivated to incorporate Migdal's teaching because the texture data in the frame buffer memory of one M chip can be requested and routed to the texture memory buffer of another M chip (Migdal col. 6).

Claim 3:

The claim 3 encompasses the same scope of invention as that of claim 1 except additional claimed limitation of the copy pipeline being operable to selectively transfer the data to either a display buffer or a texture buffer within said main memory. However, Chen and Migdal further disclose the claimed limitation of the copy pipeline being operable to selectively transfer the data to either a display buffer or a texture buffer within said main memory (e.g., Chen Figures 1-3; column 2, lines 28-49; column 4, lines 48-67; column 5, lines 1-12; Migdal col. 6).

Claim 4:

The claim 4 encompasses the same scope of invention as that of claim 3 except additional claimed limitation of the copy pipeline converting the data to a display format if the data is transferred to the display buffer and a texture format if the data is transferred to the texture buffer. However, Chen and Migdal further disclose the claimed limitation of the copy pipeline converting the data to a display format if the data is transferred to the display buffer and a texture format if the data is transferred to the texture buffer (e.g., Chen Figures 1-3; column 2, lines 28-49; column 4, lines 48-67; column 5, lines 1-12; Migdal col. 6).

Claim 5:

The claim 5 encompasses the same scope of invention as that of claim 3 except additional claimed limitation that the graphics system further includes a graphics pipeline, wherein the graphics pipeline is operable to use the data in the texture buffer during a rendering process.

However, Chen further discloses the claimed limitation that the graphics system further includes a graphics pipeline, wherein the graphics pipeline is operable to use the data in the texture buffer during a rendering process (e.g., Figures 1-3 and column 1, lines 30-47).

Claim 6:

The claim 6 encompasses the same scope of invention as that of claim 1 except additional claimed limitation that the copy pipeline selectively reads data from the embedded frame buffer in RGB color format or YUV color format. However, Chen further discloses the claimed limitation that the copy pipeline selectively reads data from the embedded frame buffer in RGB color format or YUV color format (e.g., Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12).

Claim 7:

The claim 7 encompasses the same scope of invention as that of claim 6 except additional claimed limitation of the copy pipeline converting the data from the embedded frame buffer to either a display format or a texture format. However, Chen and Migdal further disclose the claimed limitation of the copy pipeline converting the data from the embedded frame buffer to either a display format or a texture format (e.g., Chen Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12; Migdal col. 6).

Claim 8:

The claim 8 encompasses the same scope of invention as that of claim 7 except additional claimed limitation that the copy pipeline writes the data to a display buffer when the data is converted to a display format and the copy pipeline writes the data to a texture buffer when the data is converted to a texture format. However, Chen and Migdal further disclose the claimed

limitation that the copy pipeline writes the data to a display buffer when the data is converted to a display format and the copy pipeline writes the data to a texture buffer when the data is converted to a texture format (e.g., Chen Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12; Migdal col. 6).

Claim 10:

The claim 10 encompasses the same scope of invention as that of claim 6 except additional claimed limitation of the graphics pipeline selectively converting the data read from the embedded frame buffer to a YUV color format or an RGB color format. However, Chen further discloses the claimed limitation of the graphics pipeline selectively converting the data read from the embedded frame buffer to a YUV color format or an RGB color format (e.g., Figures 1-3; figure 4a-4b; column 2, lines 43-49; column 4, lines 48-67; column 5, lines 1-12).

8. Claims 11, 13, 14, 17, 19, 20 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen U.S. Pat. No. 6,532,018 (hereinafter Chen) as applied to claim 1 above, and further in view of Migdal et al. U.S. Patent No. 6,426,753 (hereinafter Migdal), Nally et al. U.S. Patent No. 5,506,604 (hereinafter Nally).

9. Claim 11:

- (1) Chen has taught the claim limitation as recited in claim 1.
- (2) However, it is silent on converting the image data from YUV color format to RGB color format or vice versa.

- (3) However, Nally teaches converting the image data from YUV color format to RGB color format or vice versa (Nally column 5, lines 1-67; column 6, lines 1-59).
- (4) It would have been obvious to one of ordinary skill in the art to have incorporated the Nally's teachings into the Chen's method and system of transferring data from a graphics chip to a main memory because Chen suggests a display chip which directs the rasterizer chip what data to retrieve from the frame buffer and provides some formatting of the data before sending it to the display chip for data to be displayed on a monitor (Chen column 2, lines 30-50) and therefore suggesting an obvious modification.
- (5) Therefore, it would have been obvious to have incorporated Nally's decoding and encoding circuitry because it facilitates logic for color conversion from scaling/zooming of the incoming video and graphics data in the frame buffer.
- 10. Claims 13, 14, 17, 19, 20 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen U.S. Pat. No. 6,532,018 (hereinafter Chen) as applied to claim 1 and 12 above, and further in view of Nally et al. U.S. Patent No. 5,506,604 (hereinafter Nally) and Nakamura et al. U.S. Patent No. 6,384,831 (hereinafter Nakamura).
- 11. Claims 13, 14, 17, 19, 20 and 22:
 - (1) Chen has taught the claim limitation as recited in claim 12.
- (2) However, it is silent on converting the image data from YUV color format to RGB color format or vice versa; the display format being a YUV 4:2:2 format and performing a scaling/gamma correction/de-flickering operation on the image data.

Art Unit: 2672

Page 14

- (3) However, Nally teaches converting the image data from YUV color format to RGB color format or vice versa; the display format being a YUV 4:2:2 format and performing a scaling operation on the image data (Nally column 5, lines 1-67; column 6, lines 1-59) and performing a de-flickering/gamma correction operation on the image data (Nakamura the abstract).
- (4) It would have been obvious to one of ordinary skill in the art to have incorporated the Nally and Nakamura's teachings into the Chen's method and system of transferring data from a graphics chip to an external image storage location because Chen suggests a display chip which directs the rasterizer chip what data to retrieve from the frame buffer and provides some formatting of the data before sending it for data to be displayed on a monitor (Chen column 2, lines 30-50) and therefore suggesting an obvious modification.
- (5) Therefore, it would have been obvious to have incorporated Nally's decoding and encoding circuitry because it facilitates logic for color conversion from scaling/zooming of the incoming video and graphics data in the frame buffer and Nakamura's image processing operation so that desired image effect can be obtained.

Conclusion

The claim 1 is also rejected under 102(e) as being anticipated by Yasumoto, U.S. Patent No. 6,747,642 (hereinafter Yasumoto). Yasumoto discloses a graphics system, including: A main processor (e.g., Figs. 1 and 1D); a graphics coprocessor having an embedded frame buffer (e.g., Figs. 1 and 1D and column 6, lines 1-11); A main memory on a separate chip from said graphics coprocessor (e.g., the off-chip main memory 1030 for access by an on-chip display unit 1128; see Figs. 1D and column 6, lines 1-11); a copy pipeline on said graphics coprocessor which transfers data from the embedded frame buffer to said main memory (e.g., the graphics pipeline 1116 may include an embedded DRAM memory 1126a to store frame buffer information locally. The on-chip frame buffer 1126a is periodically written to an off-chip main memory 1030 for access by an on-chip display unit 1128; see Fig. 1D and column 6, lines 1-11);

Art Unit: 2672

Wherein the copy pipeline converts the data from one format to another format after reading the data from the embedded frame buffer and during transfer of the data from the embedded frame buffer to the main memory (e.g., pixel filter 50 may operate to apply border line cartoon outlining during this written process and thereby disclosing changing the formats of the graphics data during the written process or during the copying process of writing the graphics data from the on-chip frame buffer to the off-chip main memory. The pixel filter 50 reads data from the on-chip frame buffer. See Fig. 1D and column 6, lines 1-11. Moreover, in column 5, lines 40-67, Yasumoto discloses the graphics pipeline 1116 having the transform unit 1118, a setup rasterizer 1120, a texture unit 1122, a texture environment unit 1124 and a pixel engine 1126 in which the transform unit 1118 performs a variety of 3D transform operations and perform lighting and texture effects and the pixel engine 1126 performs z buffering, blending and stores data into an on-chip frame buffer memory). In view of the prior art of record, the claim 1 and similar claims are proved to be unpatentable.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jin-Cheng Wang whose telephone number is (571) 272-7665. The examiner can normally be reached on 8:00 - 6:30 (Mon-Thu).

Art Unit: 2672

Page 16

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike Razavi can be reached on (571) 272-7664. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jcw

MICHAEL RAZAVI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600